submit a site to this category
|
|
CoreEL Technologies Pvt. LtdURL: http://www.coreel.com/ ODP description: Offers design services in the area of FPGA design, Embedded Design, PCB Design and ASIC design. Page title: CoreEL Technologies (I) Pvt. Ltd.: ASIC Design, FPGA Design, PCB Design, Embedded Design Services Page description: CoreEL offers design services in the area of FPGA design, Embedded Design, PCB Design and ASIC design with emphasis on quality deliverables ![]() |
|
|
Tharas Systems, Inc.URL: http://www.tharas.com ODP description: Tharas Systems, Inc. provides hardware accelerated RTL simulation for SoC, up to 1000x the performance of software based simulators. Page title: Tharas Systems Page description: Tharas Systems develops and markets high performance verification systems to designers of complex integrated circuits and electronic systems. ![]() |
|
|
Atrenta, Inc.URL: http://www.atrenta.com/ ODP description: The Spyglass suite of tools uses predictive analysis technique that performs structural analysis on Verilog and VHDL RTL to detect design problems in SoCs and ASICs. Page title: Atrenta Inc. - The leading provider of broad-based design analysis solutions based on industry standard SpyGlass technology Page description: Architectural analysis,Constraint refinement validation,Customizable SystemC analysis platform,Design constraints checker,Design constraints verification,Design netlist check,DFT at RTL,Electronic Rule Check,ESL design,clock domain crossings ![]() |
|
|
InnovedaURL: http://www.innoveda.com ODP description: A merging of design software companies, which creates a complete PC based design environment. This includes everything from ASIC design to PCB design. Page title: PCB Systems ![]() |
|
|
About Real IntentURL: http://www.realintent.com/ ODP description: Breakthrough in logic verification. Funded by very experienced people from EDA Page title: Welcome to Real Intent, Inc. Page description: Real Intent is developing block-to-chip level assertion-based formal verification products that dramatically improve the functional verification efficiency of multi-million gate application-specific integrated circuit (ASIC) and system-on-chip (SOC ![]() |
|
|
Icarus Verilog InteractiveURL: http://ivi.sourceforge.net/ ODP description: An Open Source interactive simulator frontend for Verilog and VHDL circuit simulation. Page title: IVI ![]() |
|
|
Forte Design SystemsURL: http://www.forteds.com ODP description: Develops software which aids your ASIC flow from design through verification. Page title: Forte Design Systems: Market and technology leader for ASIC & SoC high-level design | Cynthesizer: The Industry Leader in ESL Synthesis Page description: Forte Design Systems: Market and technology leader for ASIC & SoC high-level design | Cynthesizer: The Industry Leader in ESL Synthesis ![]() |
|
|
NEF Design, Inc.URL: http://www.nefdesign.com/ ODP description: Tools for FPGA design and testing, evaluation boards for FPGA prototyping, hardware and system design consulting. Page title: NEF Design - Hardware Software Solutions for Connected Home and Office; SMB,SME, SOHO - Networking, VOIP, Multimedia; Tools for Altera FPGA EPLD Programming Page description: Reliable cost effective replacement for Altera ByteBlaster and ByteBlasterMV download cable. Digital tapeless recorder. Tools for FPGA design. ![]() |
|
|
TransEDAURL: http://www.transeda.com ODP description: Developers of innovative design verification and coverage software. Page title: TransEDA - Home Page description: TransEDA - The leader in Verification Closure Measurement solutions for electronic designs ![]() |
|
| |